Single-input multiple-output DCDC converters with sequential outputs
AssigneeNordic Semiconductor ASA
InventorSamuli Hallikainen
Life of this patent
Estimating the term…
Abstract
A circuit portion comprises a DCDC converter that provides current from an output to a plurality of loads. Channel logic circuitry is configured to provide current from the output of the converter to each load according to a cyclical sequence, wherein each cycle has a duration that is divided equally into a plurality of time slots. The channel logic circuitry is configured to provide current to each load for one or more discrete time slots. The number of time slots is greater than the number of loads so that at least two output loads receive current for different numbers of time slots in a cycle.
Claims6
A circuit portion comprising:
- a DCDC converter arranged to provide current from an output of the converter to a plurality of output loads;
- a power monitor arranged to monitor loading of one or more of the plurality of output loads;
- and
- channel logic circuitry configured to provide current cyclically from the output of the converter to each of the plurality of output loads according to a sequence that is repeated for a plurality of cycles, wherein:
- each cycle has a cycle duration;
- the cycle duration is divided equally into a plurality of discrete time slots;
- the channel logic circuitry is configured to provide current to each of the plurality of output loads during one or more of said discrete time slots;
- and
- the number of time slots is greater than the number of output loads, wherein the channel logic circuitry is configured to select the sequence, from a lookup table storing a plurality of predetermined sequence options, according to a value of a signal received from the power monitor;
- and
- wherein the lookup table stores at least:
- a first predetermined sequence option in which at least a first output load receives current for a different number of time slots in each cycle than a second output load;
- and
- a second predetermined sequence option in which at least a third output load receives current for a different number of time slots in each cycle than a fourth output loads.
Dependencies are inferred from the claim text.