Integrated fuse
AssigneeSTMicroelectronics (Rousset) SAS
InventorPascal Fornara
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics (Rousset) SAS
InventorPascal Fornara
Estimating the term…
A semiconductor wafer includes first zones containing integrated circuits, each first zone including a substrate and a sealing ring at a periphery of the substrate. The first zones are separated from each other by second zones defining cutting lines or paths. The integrated circuit includes an electrically conductive fuse that extends between a first location inside the integrated circuit and a second location situated outside the integrated circuit beyond one of the cutting lines. This electrically conductive fuse includes a portion that passes through the sealing ring and another portion that straddles the adjacent cutting line. The portion of the fuse that passes through is electrically isolated from the sealing ring and from the substrate. The straddling portion is configured to be sliced, when cutting the wafer along the cutting line, so as to cause the fuse to change from an electrical on state to an electrical off state.
A method for manufacturing an integrated circuit, comprising:
A method for manufacturing an integrated circuit, comprising:
Dependencies are inferred from the claim text.