Formation of metal vias on metal lines
AssigneeApplied Materials, Inc.
InventorsRyan Scott Smith, Kai Wu, Nicolas Louis Gabriel Breil
Life of this patent
Estimating the term…
Loading patent…
AssigneeApplied Materials, Inc.
InventorsRyan Scott Smith, Kai Wu, Nicolas Louis Gabriel Breil
Estimating the term…
Exemplary semiconductor processing methods include forming a via in a semiconductor structure. The via may be defined in part by a bottom surface and a sidewall surface formed in the semiconductor structure around the via. The methods may also include depositing a tantalum nitride (TaN) layer on the bottom surface of the via. In embodiments, the TaN layer may be deposited at a temperature less than or about 200° C. The methods may still further include depositing a titanium nitride (TiN) layer on the TaN layer. In embodiments, the TiN layer may be deposited at a temperature greater than or about 300° C. The methods may additionally include depositing a fill-metal on the TiN layer in the via. In embodiments, the metal may be deposited at a temperature greater than or about 300° C.
A semiconductor processing method comprising:
A semiconductor processing method comprising:
Dependencies are inferred from the claim text.