PCIE device, apparatus, and method with different bandwidths compatible in same slot
AssigneeInspur Suzhou Intelligent Technology Co., Ltd.
InventorJie Zhang
Life of this patent
Estimating the term…
Abstract
A Peripheral Component Interconnect Express (PCIE) device, apparatus, and method with different PCIE bandwidths compatible in the same PCIE slot. The device includes a PCIE single board. A first core chip corresponding to a first PCIE XN device and a second core chip corresponding to a second PCIE XN device are arranged on the PCIE single board. An XN+XN gold finger is further arranged on a body of the PCIE single board. The XN+XN gold finger is formed by two XN gold fingers.
Claims17
An apparatus, comprising a main board, a Peripheral Component Interconnect Express (PCIE) expansion card and a PCIE device;
- wherein the PCIE device comprises a PCIE single board which is provided with a first core chip corresponding to a first PCIE XN device and a second core chip corresponding to a second PCIE XN device, the PCIE single board is further provided an XN+XN gold finger which is formed by two XN gold fingers, a bandwidth Identifier (ID) pin is configured on the XN+XN gold finger, and the PCIE single board forms a PCIE XN+XN device, and N is any one of 1, 2, 4, and 8;
- wherein the PCIE expansion card is provided with an X2N slot the PCIE device is plugged into the PCIE expansion card through the X2N slot, and the PCIE device is a PCIE X2N device or the PCIE XN+XN device;
- wherein a pin at the X2N slot of the PCIE expansion card is pulled up to a power supply, an Identifier (ID) pin corresponds to the bandwidth ID pin of the PCIE XN+XN device, and a signal of the ID pin at the X2N slot of the PCIE expansion card is named Present signal;
- and
- wherein the PCIE expansion card transmits the Present signal and bandwidth configuration information to the main board, and the main board configures a corresponding bandwidth for the X2N slot according to the Present signal and the bandwidth configuration information.
A method implemented by an apparatus comprising a main board, a Peripheral Component Interconnect Express (PCIE) expansion card and a PCIE device;
- wherein the PCIE device comprises a PCIE single board which is provided with a first core chip corresponding to a first PCIE XN device and a second core chip corresponding to a second PCIE XN device, the PCIE single board is further provided an XN+XN gold finger which is formed by two XN gold fingers, a bandwidth Identifier (ID) pin is configured on the XN+XN gold finger, and the PCIE single board forms a PCIE XN+XN device, and N is any one of 1, 2, 4, and 8;
- wherein the PCIE expansion card is provided with an X2N slot, the PCIE device is plugged into the PCIE expansion card through the X2N slot, and the PCIE device is a PCIE X2N device or the PCIE XN+XN device;
- wherein a pin at the X2N slot of the PCIE expansion card is pulled up to a power supply, an Identifier (ID) pin corresponds to the bandwidth ID pin of the PCIE XN+XN device, and a signal of the ID pin at the X2N slot of the PCIE expansion card is named Present signal;
- and
- wherein the PCIE expansion card transmits the Present signal and bandwidth configuration information to the main board, and the main board configures a corresponding bandwidth for the X2N slot according to the Present signal and the bandwidth configuration information;
- and wherein the method comprises the following steps:
- plugging a certain PCIE device into the PCIE expansion card with the X2N slot;
- transmitting, by the PCIE expansion card, the Present signal and the bandwidth configuration information to the main board;
- when the Present signal is a high level and the bandwidth configuration information received by the main board is default configuration information, indicating that the plugged PCIE device is the PCIE X2N device, configuring, by the main board, an X2N bandwidth for the X2N slot of the PCIE expansion card;
- and when the Present signal is a low level and the bandwidth configuration information received by the main board is alternate configuration information, indicating that the plugged PCIE device is the PCIE XN+XN device, configuring, by the main board, an XN+XN bandwidth for the X2N slot of the PCIE expansion card.
Dependencies are inferred from the claim text.