Transistor with single termination trench having depth more than 10 microns
AssigneePolar Semiconductor, Inc.
InventorsNoel Hoilien, Peter West, Rajesh Appat
Life of this patent
Estimating the term…
Loading patent…
AssigneePolar Semiconductor, Inc.
InventorsNoel Hoilien, Peter West, Rajesh Appat
Estimating the term…
In one aspect, a method of fabricating a transistor includes depositing a first epitaxial layer; depositing a second epitaxial layer on the first epitaxial layer; forming a single termination trench in the second epitaxial layer; and filling the termination trench with a dielectric. A depth of the termination trench is greater than 10 microns. In another aspect, a transistor includes a first epitaxial layer; a second epitaxial layer on the first epitaxial layer; and a single termination trench in the second epitaxial layer. The termination trench is greater than 10 microns and is filled with a dielectric.
A method of fabricating a transistor, comprising:
Dependencies are inferred from the claim text.