Control of warpage using ABF GC cavity for embedded die package
AssigneeIntel Corporation
InventorsDigvijay A. Raorane, Ian En Yoon Chin, Daniel N. Sobieski
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsDigvijay A. Raorane, Ian En Yoon Chin, Daniel N. Sobieski
Estimating the term…
Embodiments include semiconductor device packages and methods of forming such packages. In an embodiment, the package may include a die-side reinforcement layer with a cavity formed through the die-side reinforcement layer. A die having a first side and an opposite second side comprising a device side may be positioned in the cavity with the first side of the die being substantially coplanar with a first side of the die-side reinforcement layer. In an embodiment, a build-up structure may be coupled to a second side of the die. Embodiments include a build-up structure that includes a plurality of alternating layers of patterned conductive material and insulating material.
A semiconductor package, comprising:
A semiconductor package, comprising:
A semiconductor package, comprising:
Dependencies are inferred from the claim text.