Non-volatile memory with shared data transfer latches
AssigneeSanDisk Technologies LLC
InventorsHua-Ling Cynthia Hsu, YenLung Li, Siddarth Naga Murty Bassa, Jeongduk Sohn
Life of this patent
Estimating the term…
Abstract
An apparatus includes a control circuit that is configured to connect to an array of non-volatile memory cells. The control circuit includes a first plurality of data latches configured to connect to non-volatile memory cells of a first plane and a second plurality of data latches configured to connect to non-volatile memory cells of a second plane. The control circuit also includes a shared data transfer data latch configured for transfer of data with the first plurality of data latches and the second plurality of data latches.
Claims20
An apparatus, comprising:
- a control circuit configured to connect to an array of non-volatile memory cells, the control circuit comprising:
- a first plurality of data latches configured to connect to non-volatile memory cells of a first plane;
- a second plurality of data latches configured to connect to non-volatile memory cells of a second plane;
- and
- a shared data transfer data latch configured for transfer of data with the first plurality of data latches and the second plurality of data latches.
A method, comprising:
- transferring first data to a shared data transfer data latch;
- subsequently transferring the first data to a first data latch of a first plurality of data latches that are connected to non-volatile memory cells of a first plane;
- transferring second data to the shared data transfer data latch;
- and
- subsequently transferring the second data to a second data latch of a second plurality of data latches that are connected to non-volatile memory cells of a second plane.
A non-volatile memory device, comprising:
- a plurality of non-volatile memory cells arranged in a plurality of planes including at least a first plane and a second plane;
- and
- a control circuit configured to connect to the plurality of non-volatile memory cells, the control circuit comprising:
- a first plurality of data latches configured to connect to non-volatile memory cells of a first plane;
- a second plurality of data latches configured to connect to non-volatile memory cells of a second plane;
- and
- means for latching data for transfer to and from the first plurality of data latches and the second plurality of data latches.
Dependencies are inferred from the claim text.