Back to results
US 12,009,046 B2Granted
Program and operating methods of nonvolatile memory device
AssigneeSamsung Electronics Co., Ltd.
InventorBoh-Chang Kim
Life of this patent
Estimating the term…
Abstract
A program method of a nonvolatile memory device including a plurality of memory cells, each storing at least two bits of data, includes performing a first program operation based on a plurality of program voltages having a first pulse width to program first page data into selected memory cells connected to a selected word line among the plurality of memory cells; and performing a second program operation based on a plurality of program voltages having a second pulse width different from the first pulse width to program second page data into the selected memory cells in which the first page data is programmed.
Claims20
An apparatus comprising:
- a memory cell array including a plurality of memory cells that include a first memory cell;
- a word line connected to the plurality of memory cells;
- and
- a controller configured to access the memory cell array, and configured to perform a first program operation on the plurality of memory cells to a first state among a plurality of states and then perform a second program operation on the plurality of memory cells to a second state among the plurality of states,
- wherein for each of the plurality of memory cells, a first voltage level of the first state is less than a second voltage level of the second state,
- the controller is configured to determine whether a program operation on the first memory cell to be performed is the first program operation or the second program operation,
- when the controller determines that the program operation on the first memory cell to be performed is the second program operation, the controller is configured to adjust a programming voltage level for the first memory cell to the second voltage level and to program the first memory cell to the second state using the second voltage level,
- the programming voltage level for the first memory cell is one of a plurality of programming voltage levels in the first and second program operations, and
- a first programming voltage level of the plurality of programming voltage levels in the second program operation is less than a last programming voltage level of the plurality of programming voltage levels in the first program operation.
6 more elements
An apparatus comprising:
- a memory cell array including a plurality of memory cells that include a first memory cell and a second memory cell;
- a word line connected to the plurality of memory cells;
- and
- a controller configured to access the memory cell array,
- wherein the controller is configured to program a first program operation on the first memory cell to a first state among a plurality of states and to program a second program operation on the second memory cell to a second state among the plurality of states,
- a voltage level of the second state is higher state than a voltage level of the first state,
- after the first program operation, the controller is configured to adjust a programming voltage level for the first memory cell to program a third program operation on the first memory cell to a third state among the plurality of states,
- after the second program operation, the controller is configured to adjust a programming voltage level for the second memory cell to program a fourth program operation on the second memory cell to a fourth state among the plurality of states,
- a voltage level of the third state is higher than the voltage level of the first state, and
- a voltage level of the fourth state is higher than the voltage level of the second state,
- the programming voltage level for the first memory cell is one of a plurality of programming voltage levels in the first and second program operations, and
- a first programming voltage level of the plurality of programming voltage levels in the second program operation is less than a last programming voltage level of the plurality of programming voltage levels in the first program operation.
9 more elements
An apparatus comprising:
- a memory cell array including a plurality of memory cells that include a first memory cell and a second memory cell;
- a word line connected to the plurality of memory cells;
- and
- a controller configured to access the memory cell array,
- wherein the controller is configured to apply a plurality of program pulses to the word line during programming the plurality of memory cells to a plurality of states that include an erase state, a first state, and a second state,
- each of the plurality of program pulses has a voltage level among a plurality of voltage levels,
- the controller is configured to program, using a first program pulse among the plurality of program pulses, a first program operation on the first memory cell, which is programmed in the first state, to the second state,
- a voltage level of the second state is higher than a voltage level of the first state, and
- the first program operation includes programming a first threshold voltage for the first memory cell and applying the first program pulse to the first memory cell based on the first threshold voltage,
- the voltage level for the first memory cell is one of a plurality of voltage levels in the first program operation, and
- the voltage level of the first program pulse in the first program operation is less than a last programming voltage level of a plurality of plurality of program pulses in a program operation which programmed the first memory cell to the first state.
8 more elements
Dependencies are inferred from the claim text.