Integrated circuit package and method of forming same
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYao-Te Huang, Hong-Wei Chan, Yung-Shih Cheng
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYao-Te Huang, Hong-Wei Chan, Yung-Shih Cheng
Estimating the term…
In an embodiment, a method includes performing a first plasma deposition to form a buffer layer over a first side of a first integrated circuit device, the first integrated circuit device comprising a first substrate and a first interconnect structure; performing a second plasma deposition to form a first bonding layer over the buffer layer, wherein a plasma power applied during the second plasma deposition is greater than a plasma power applied during the first plasma deposition; planarizing the first bonding layer; forming a second bonding layer over a second substrate; pressing the second bonding layer onto the first bonding layer; and removing the first substrate.
A method comprising:
A method comprising:
A method comprising:
Dependencies are inferred from the claim text.