Loading patent…
AssigneeRadian Memory Systems, Inc.
InventorsRobert Lercari, Alan Chen, Mike Jadon, Craig Robertson, Andrey V. Kuzmin
Estimating the term…
This disclosure provides techniques hierarchical address virtualization within a memory controller and configurable block device allocation. By performing address translation only at select hierarchical levels, a memory controller can be designed to have predictable I/O latency, with brief or otherwise negligible logical-to-physical address translation time. In one embodiment, address transition may be implemented entirely with logical gates and look-up tables of a memory controller integrated circuit, without requiring processor cycles. The disclosed virtualization scheme also provides for flexibility in customizing the configuration of virtual storage devices, to present nearly any desired configuration to a host or client.
A memory controller to control nonvolatile memory, the memory controller comprising:
A memory system comprising:
Dependencies are inferred from the claim text.