Adaptive power-on-reset generator systems and methods for programmable logic devices
AssigneeLattice Semiconductor Corporation
InventorsChwei-Po Chew, Bradley A. Sharpe-Geisler
Life of this patent
Estimating the term…
Loading patent…
AssigneeLattice Semiconductor Corporation
InventorsChwei-Po Chew, Bradley A. Sharpe-Geisler
Estimating the term…
Systems and methods for providing adaptive power on reset (POR) signals for use with programmable logic devices (PLDs) and/or other semiconductor devices are disclosed. An example adaptive POR signal generator includes a logic device configured to detect a first supply voltage ramp traversal across a first threshold ramp voltage, detect a second supply voltage ramp traversal across a second threshold ramp voltage, and generate a POR signal based, at least in part, on a nominal operating voltage associated with the power supply and/or the supply voltage and/or on a ramp time associated with the first and second supply voltage ramp traversals. The second threshold ramp voltage is higher than the first threshold ramp voltage and the first and second threshold ramp voltages are lower than the nominal operating voltage.
An adaptive power on reset (POR) signal generator, comprising:
A method comprising:
Dependencies are inferred from the claim text.