Semiconductor strain gage and method of fabrication
AssigneePiezo-Metrics Inc
InventorsFranklin Curtis Wong, Robert Andrew Mueller, Kimberly Lakea Harrison, Farzad Khademolhosseini, Carolyn D. Bianco
Life of this patent
Estimating the term…
Loading patent…
AssigneePiezo-Metrics Inc
InventorsFranklin Curtis Wong, Robert Andrew Mueller, Kimberly Lakea Harrison, Farzad Khademolhosseini, Carolyn D. Bianco
Estimating the term…
The present disclosure is directed to methods for low-cost, high-volume production of strain gages having substantially uniform gage-to-gage resistances. Strain gages in accordance with the present disclosure are sculpted from a device layer of a semiconductor-on-insulator wafer using deep reactive ion etching, thereby enabling well-controlled electrical properties and physical dimensions of the strain gages. In some embodiments, groups of fully fabricated strain gages are physically connected to handling frames via sprues to facilitate handling, automated assembly, and/or tracing of individual gages from the beginning of fabrication through final packaging. In some embodiments, sprues are configured to mitigate accidental separation of the gages from their frames while simultaneously enabling their removal in response to specific forces applied by a handling tool.
A method for forming a first plurality of strain gages, the method comprising:
A method for forming a first plurality of strain gages, the method comprising:
A method for forming a first plurality of strain gages, the method comprising:
Dependencies are inferred from the claim text.