System and method for performing sign-off timing analysis of electronic circuit designs
AssigneeCadence Design Systems, Inc.
InventorsSushobhit Singh, Arvind Nembili Veeravalli, Naresh Kumar, Beenish, Mahesh Diwakar Sadhankar, Ankit Sethi
Life of this patent
Estimating the term…