Power on and power down reset circuit
AssigneeAdvanced Analog Technology, Inc.
InventorKun-Hsu Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Analog Technology, Inc.
InventorKun-Hsu Lee
Estimating the term…
A power on and power down reset circuit includes a reference voltage generation module, a monitoring voltage generation module, and a voltage comparator. The reference voltage generation module is utilized to generate a reference voltage with a first PMOS transistor, a second PMOS transistor, a third PMOS transistor, a first NMOS transistor, a second NMOS transistor, a third NMOS transistor, a first resistance, and a second resistance. The monitoring voltage generation module is utilized to generate a monitoring voltage. The voltage comparator is utilized to generate a reset voltage by comparing the reference voltage to the monitoring voltage. Thus, the power on and power down reset circuit can achieve the effect of power savings and decreasing error rate of the reset voltage.
A power on and power down reset circuit, applied for receiving an input voltage input from an input-voltage end to further generate a reset voltage, comprising:
Dependencies are inferred from the claim text.