Array substrate and method of manufacturing thereof
AssigneeWuhan China Star Optoelectronics Technology Co., Ltd.
InventorBingkun Yin
Life of this patent
Estimating the term…
Abstract
An array substrate and a method of manufacturing thereof are provided. The array substrate includes a substrate, a buffer layer, a plurality of thin film transistors, an organic layer, and a first electrode. By defining a via hole between two adjacent thin film transistors in the bending region, the via hole penetrates through the passivation layer, the gate insulating layer, and the first metal trace, which can effectively reduce stress between the passivation layer and the gate insulating layer.
Claims10
An array substrate, comprising a display region and at least one bending region, wherein the array substrate comprises:
- a substrate
- a buffer layer disposed on the substrate;
- a thin film transistor layer disposed on the buffer layer away from the substrate, wherein the thin film transistor layer comprises a first metal trace, a plurality of thin film transistors are formed in the thin film transistor layer, and wherein in the at least one bending region, the array substrate further comprises at least one via hole and two adjacent thin film transistors, the at least one via hole is defined between the two adjacent thin film transistors, and the via hole penetrates through the first metal trace to a surface of the buffer layer;
- and
- an organic layer disposed on the thin film transistor layer, wherein the via hole is filled with the organic layer, and the via hole corresponds to the bending region.
A method of manufacturing an array substrate, comprising following steps:
- providing a glass substrate, wherein a transparent base layer is coated on the glass substrate, a substrate is formed through pre-baking and solid-baking, and the substrate comprises at least one bending region and a display region;
- depositing a buffer layer on the substrate;
- depositing a first metal trace on a side of the buffer layer away from the substrate;
- depositing a gate insulating layer on the first metal trace;
- depositing a semiconductor layer on a side of the gate insulating layer away from the first metal trace;
- depositing a second metal trace on the semiconductor layer and the gate insulating layer;
- depositing a passivation layer on the second metal trace, the semiconductor layer, and the gate insulating layer;
- defining at least one via hole and two adjacent thin film transistors in the bending region, wherein the at least one via hole is defined between the two adjacent thin film transistors, and the at least one via hole penetrates through the passivation layer, the gate insulating layer, and the first metal trace to a surface of the buffer layer;
- depositing an organic layer on the passivation layer and in the via hole;
- and
- depositing a first electrode on the organic layer, wherein the first electrode is connected to the second metal trace.
Dependencies are inferred from the claim text.