Method and system providing FPGA device identification via a set of embedded signature registers
AssigneeGOWIN Semiconductor Corporation
InventorJinghui Zhu
Life of this patent
Estimating the term…
Loading patent…
AssigneeGOWIN Semiconductor Corporation
InventorJinghui Zhu
Estimating the term…
A programmable integrated circuit (“PIC”) device includes configurable logic blocks (“LBs”), routing connections, and configuration memory for performing user defined programmed logic functions. Each configurable LB, in one example, includes a set of lookup tables (“LUTs”) and associated registers. The LUTs, for example, are configured to generate one or more output signals in accordance with a set of input signals. The registers are arranged so that each register corresponds to one LUT. In one embodiment, a group of registers, instead of assigning to a group of LUTs across multiple configurable LBs, is allocated or configured as embedded signature registers in PSD. For example, a first register which corresponds or physically situated in the vicinity of first LUT can be designated as an embedded signature register for storing a fixed value or signature information for facilitating device or IC identification.
A programmable integrated circuit (“PIC”) device containing configurable logic blocks (“LBs”), an array of routing connections, and a configuration memory for performing programmed logic functions, each of the configurable LB s comprising:
A programmable integrated circuit (“PIC”) device containing configurable logic blocks (“LBs”), an array of routing connections, and a configuration memory for performing programmed logic functions, each of the configurable LBs comprising:
Dependencies are inferred from the claim text.