Memory systems and methods for improved power management
AssigneeRambus Inc.
InventorsFrederick A. Ware, James E. Harris
Life of this patent
Estimating the term…
Loading patent…
AssigneeRambus Inc.
InventorsFrederick A. Ware, James E. Harris
Estimating the term…
A memory module with multiple memory devices includes a buffer system that manages communication between a memory controller and the memory devices. Each memory device supports an access mode and a low-power mode, the latter used to save power for devices that are not immediately needed. The module provides granular power management using a chip-select decoder that decodes chip-select signals from the memory controller into power-state signals that determine which of the memory devices are in which of the modes. Devices can thus be brought out of the low-power mode in relatively small numbers, as needed, to limit power consumption.
A memory module comprising:
A method for providing access to a rank of memory devices on at least one memory module, the rank including a first sub-rank of memory devices and a second sub-rank of memory devices, the method comprising:
A memory module comprising:
Dependencies are inferred from the claim text.