Apparatus and method and computer program product for generating a storage mapping table
AssigneeSilicon Motion, Inc.
InventorJiyun-Wei Lin
Life of this patent
Estimating the term…
Abstract
The invention introduces an apparatus for generating a storage mapping table at least including a direct memory access controller for reading first physical location (PL) address corresponding to a logical location of the storage mapping table; an expanding circuit for obtaining the first PL address and expanding the first PL address into second PL address by appending data bits that originally provide different information from a physical address of the flash memory unit to the first PL address; and a controller for transmitting the second PL address without transmitting the first PL address stored in the flash memory unit to a host.
Claims20
An apparatus for generating a storage mapping table of a flash memory device, comprising:
- a direct memory access (DMA) controller arranged operably read a first physical location (PL) address from a flash memory unit, wherein the first PL address corresponds to a logical location of the storage mapping table, wherein the first PL address is represented in a first number of bytes and the storage mapping table records information indicating which location in the flash memory unit that data of each logical location is physically stored in;
- an expanding circuit coupled to the DMA controller, arranged operably to obtain the first PL address read from the flash memory unit and expand the first PL address read from the flash memory unit into a second PL address being represented in a second number of bytes by appending data bits that originally provide different information from a physical address of the flash memory unit to the first PL address, wherein the second number of bytes is greater than the first number of bytes;
- and
- a controller coupled to the expanding circuit and arranged to operably transmit the second PL address to a host without transmitting the first PL address stored in the flash memory unit to the host.
A non-transitory computer program product for generating a storage mapping table of a flash memory device when executed by a processing unit, the non-transitory computer program product comprising program code to:
- receive a read request comprising a logical location for the storage mapping table;
- read a first physical location (PL) address from a flash memory unit, wherein the first PL address corresponds to the logical location, wherein the first PL address is represented in a first number of bytes;
- store the first PL address in a data buffer;
- and
- output the first PL address to an expanding circuit,
- wherein the expanding circuit is coupled to a Direct Memory Access (DMA) controller and is arranged to operably obtain the first PL address read from the flash memory unit and expand the first PL address read from the flash memory unit into a second PL address being represented in a second number of bytes by appending data bits that originally provide different information from a physical address of the flash memory unit to the first PL address, thereby enabling a controller to reply to a host with the second PL address other than the first PL address stored in the flash memory unit,
- wherein the second number of bytes is greater than the first number of bytes,
- wherein the storage mapping table records information indicating which location in the flash memory unit that data of each logical location is physically stored in.
A method for generating a storage mapping table of a flash memory device, performed by a processing unit, comprising:
- receiving a read request comprising a logical location for the storage mapping table;
- reading a first physical location (PL) address from a flash memory unit, wherein the first PL address corresponds to the logical location, wherein the first PL address is represented in a first number of bytes;
- storing the first PL address in a data buffer;
- and
- outputting the first PL address to an expanding circuit,
- wherein the expanding circuit is coupled to Direct Memory Access (DMA) controller and is arranged to operably obtain the first PL address read from the flash memory unit, expand the first PL address read from the flash memory unit into a second PL address being represented in a second number of bytes by appending data bits that originally provide different information from a physical address of the flash memory unit to the first PL address, and output the second PL address to a controller, thereby enabling the controller to reply to a host with the second PL address other than the first PL address stored in the flash memory unit,
- wherein the second number of bytes is greater than the first number of bytes,
- wherein the storage mapping table records information indicating which location in the flash memory unit that data of each logical location is physically stored in.
Dependencies are inferred from the claim text.