Multichip fault management
AssigneeGroq, Inc.
InventorsMatthew Pond Baker, Srivathsa Dhruvanarayan, Boone Jared Severson
Life of this patent
Estimating the term…
Loading patent…
AssigneeGroq, Inc.
InventorsMatthew Pond Baker, Srivathsa Dhruvanarayan, Boone Jared Severson
Estimating the term…
Embodiments of the present disclosure pertain to improved circuit and system architectures for identifying and managing operating statuses and faults in a system having multiple processing circuit chips. Each of the multiple processing circuit chips includes multiple signal rings, one to provide internal communications among circuitry within the circuit chip, and another with inter-chip communications circuitry to provide communications with neighboring circuit chips. One of the multiple processing circuit chips further includes external communications circuitry to provide communications with an external host.
A network of interconnected processing circuit chips, a processing circuit chip in the network comprising:
A network of interconnected processing circuit chips, a processing circuit chip in the network comprising:
A device of a network of interconnected devices, the device comprising:
Dependencies are inferred from the claim text.