SRAM devices with reduced coupling capacitance
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChao-Yuan Chang, Kian-Long Lim, Jui-Lin Chen, Feng-Ming Chang
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChao-Yuan Chang, Kian-Long Lim, Jui-Lin Chen, Feng-Ming Chang
Estimating the term…
The current disclosure is directed to a SRAM bit cell having a reduced coupling capacitance. In a vertical direction, a wordline “WL” and a bitline “BL” of the SRAM cell are stacked further away from one another to reduce the coupling capacitance between the WL and the BL. In an embodiment, the WL is vertically spaced apart from the BL with one or more metallization level that none of the WL or the BL is formed from. Connection island structures or jumper structures are provided to connect the upper one of the WL or the BL to the transistors of the SRAM cell.
A structure, comprising:
A memory device, comprising:
A method, comprising:
Dependencies are inferred from the claim text.