Machine-learning based scan design enablement platform
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsSandeep Kumar Goel, Yun-Han Lee, Vinay Kotha, Ankita Patidar
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsSandeep Kumar Goel, Yun-Han Lee, Vinay Kotha, Ankita Patidar
Estimating the term…
Electronic design automation (EDA) of the present disclosure, in various embodiments, optimizes designing, simulating, analyzing, and verifying of electronic circuitry for an electronic device. The electronic device includes scan flip-flops to autonomously test the electronic circuitry for various manufacturing faults. The EDA of the present disclosure statistically groups the scan flip-flops into scan chains in such a manner such that scan flip-flops within each scan chain share similar characteristics, parameters, or attributes. Thereafter, the EDA of the present disclosure intelligently arranges ordering for the scan flip-flops within each of the scan chains to optimize power, performance, and/or area of the electronic circuitry.
A computer system for grouping and ordering a plurality of scan flip-flops within electronic circuitry of an electronic device, the computer system comprising:
A computer system for optimizing a grouping of a plurality of scan flip-flops into a plurality of scan chains within electronic circuitry of an electronic device, the computer system comprising:
A method for grouping and ordering a plurality of scan flip-flops within electronic circuitry of an electronic device, the method comprising:
Dependencies are inferred from the claim text.