Back to results
US 11,030,061 B2Granted
Single and double chip spare
AssigneeHewlett Packard Enterprise Development LP
InventorsGary Gostin, Erin A. Handgen
Life of this patent
Estimating the term…
Abstract
Techniques are provided for overcoming failures in a memory. One portion of the memory may operate in a single chip spare mode. Upon detection of an error in a single chip in the portion of the memory, a region of the portion of the memory may be converted to operate in a double chip spare mode. The memory may be accessed in both single and double chip spare modes.
Claims14
A device comprising:
- a memory controller to:
- access a first portion of a memory, the first portion of the memory operating in single chip spare mode;
- access a second portion of the memory, the second portion of the memory operating in double chip spare mode while the first portion is operating in the single chip spare mode;
- detect an error in a first region of the first portion of the memory;
- and
- convert the first region containing the error to operate in double chip spare mode, while leaving a second region of the first portion operating in single chip spare mode.
3 more elements
A device comprising:
- a memory controller to:
- access a first portion of a memory, the first portion of the memory operating in single chip spare mode;
- access a second portion of the memory, the second portion of the memory operating in double chip spare mode while the first portion is operating in the single chip spare mode;
- detect an error in a first region of the first portion of the memory;
- select a second region in the first portion of the memory, the second region equal in size to the first region;
- and
- convert cache lines between the first and second regions to form a third region, the third region operating in double chip spare mode.
4 more elements
A method comprising:
- detecting a single chip error in a first region of memory, the first region of memory operating in single chip spare mode;
- selecting a second region of memory equal in size to the first region of memory, the second region of memory operating in single chip spare mode;
- and
- converting the first and second region of memory from single chip spare mode to double chip spare mode;
- wherein, after converting, a third region of memory is operated in single chip spare mode while the first and second region of memory are in double chip spare mode.
2 more elements
A method comprising:
- detecting an error in a portion of a memory operating in single chip spare mode;
- determining a first region of the memory that is affected by the error;
- and
- converting the first region to operate in double chip spare mode;
- and
- leaving a second region of the memory operating in single chip spare mode.
3 more elements
Dependencies are inferred from the claim text.