Method and system for generating a ramping signal
AssigneeCista System Corp.
InventorsDennis Tunglin Lee, Guangbin Zhang
Life of this patent
Estimating the term…
Abstract
A system is provided for generating a ramping signal. The system includes a plurality of storage circuits each including an input and an output. The output of a previous storage circuit is connected to the input of a next storage circuit. The storage circuits are configured to propagate a first enable signal based on a first control signal. The system also includes a plurality of first current generating circuits. Each first current generating circuit is coupled to the output of a corresponding storage circuit to receive the propagated first enable signal. The first current generating circuits are configured to generate a first current signal based on the propagated first enable signal.
Claims20
A system for generating a ramping signal, comprising:
- a plurality of storage circuits each including an input and an output, the output of a previous storage circuit being connected to the input of a next storage circuit, the storage circuits being configured to propagate an enable signal according to a first clock signal;
- a plurality of current generating circuits, each configured to generate a respective first current based on a respective output of a respective storage circuit;
- and
- an offset circuit configured to generate an offset current according to a second clock signal, the frequency of one of the first and second clock signals being a multiple of a frequency of the other of the first and second clock signals;
- wherein the ramping signal is based on the first currents and the offset current.
A method for generating a ramping signal comprising:
- applying an enable signal to a series of storage circuits, each of the storage circuits including an input and an output, the output of a previous storage circuit being coupled to the input of a next storage circuit;
- applying a first clock signal to the series of storage circuits, wherein the first clock signal enables the series of storage circuits to propagate the enable signal through the series of storage circuits;
- generating a respective first current based on the respective output of the respective storage circuit;
- generating an offset current according to a second clock signal, the frequency of one of the first and second clock signals being a multiple of a frequency of the other of the first and second clock signals;
- wherein the ramping signal is based on the first currents and the offset current.
Dependencies are inferred from the claim text.