Back to results
US 10,872,665 B2Granted
Memory device performing data comparison write and memory system including the same
AssigneeSamsung Electronics Co., Ltd.
InventorEun Chu Oh
Life of this patent
Estimating the term…
Abstract
A memory device includes a memory cell array including a plurality of memory cells and a control logic to control a write operation on the memory cell array. When operating in a first data comparison write (DCW) mode, data is written to first memory cells in which data values are changed, in a first region, data is written to second memory cells in which data values are not changed, and, in a second region, data write is skipped for second memory cells in which data values are not changed.
Claims20
A memory device, comprising:
- a memory cell array including a plurality of memory cells;
- and
- a control logic to control a write operation on the memory cell array in a first data comparison write (DCW) mode, such that, when operating in the first DCW mode,
- data is written to first memory cells in which data values are changed,
- in a first region, data is written to second memory cells of the plurality of memory cells in which data values are not changed, and
- in a second region, data is not written for second memory cells of the plurality of memory cells in which data values are not changed.
3 more elements
A memory device, comprising:
- a memory cell array including a plurality of pages, each page including a plurality of memory cells;
- and
- a control logic to control a data write operation according to a mode selected from a data comparison write (DCW) on mode, a DCW off mode, and a DCW mix mode for the memory cell array,
- wherein, when the DCW mix mode is selected, the control logic is to write data according to the DCW off mode for a first region of memory cells of the plurality of memory cells of a first page to which a data write is requested and write data according to the DCW on mode for a second region of memory cells of the plurality of memory cell of the first page.
1 more element
A memory system, comprising:
- a memory device including a memory cell array including a plurality of memory cells;
- a control logic to control data write and data read on the memory cell array;
- and
- a memory controller to control a memory operation of the memory device and provide the memory device with data comparison write (DCW) information for setting a write mode of the memory device,
- wherein, when a DCW mix mode is set as the write mode, the memory device is to write data to a first region of memory cells of the plurality of memory cells of the memory cell array according to a DCW off mode regardless of a change of a data value and to selectively write data according to a DCW on mode to a second region of memory cells of the plurality of memory cells of the memory cell array in which data values are changed.
2 more elements
Dependencies are inferred from the claim text.