Reduced shifter memory system
AssigneeMicron Technology, Inc.
InventorsJason M. Brown, Vijayakrishna J. Vankayala, William C. Waldrop, Kallol Mazumder, Byung S. Moon, Ravi Kiran Kandikonda
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsJason M. Brown, Vijayakrishna J. Vankayala, William C. Waldrop, Kallol Mazumder, Byung S. Moon, Ravi Kiran Kandikonda
Estimating the term…
Aspects of the present disclosure eliminating the need for a memory device to have both a shifter that shifts input pin values from an input domain into a parity domain and another shifter that shifts a decoded command from the input domain into the parity domain. A memory device can achieve this by, when parity is being performed, shifting the input from the input pins into the parity domain prior to decoding the command. Using a multiplexer, the decoder can receive the command pin portion of the shifted input when parity checking is being performed and can receive the un-shifted command pin input when parity checking is not being performed. The decoder can use the command pin portion of the shifted input to generate shifted and decoded commands or can use the un-shifted command pin input to generate decoded commands.
An apparatus, comprising:
A method of operating a memory device, comprising:
A system comprising:
Dependencies are inferred from the claim text.