Systems and methods for determining systematic defects
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsSandeep Kumar Goel, Yun-Han Lee, Ankita Patidar
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsSandeep Kumar Goel, Yun-Han Lee, Ankita Patidar
Estimating the term…
Methods and systems for determining a systematic defect in a circuit under test is provided. Elements of the circuit under test converted into scan cells. A first scan chain that includes a first plurality of scan cells is formed. Each scan cell of the first plurality of scan cells of the first scan chain are of a first cell type. The first scan chain contains a first scan input and a first scan output. A first test pattern is applied at the scan input and a first test output is collected for the applied first test pattern at the first scan output. The collected first test output is compared with a first expected test output. The first cell type is marked to be a suspect for a systematic defect when the first test output is different from the first expected test output.
A method of determining a systematic defect in a first circuit under test, the method comprising:
A non-transitory computer-readable medium that stores a set of instructions which when executed perform a method executed by the set of instructions comprising:
An apparatus for determining a systematic defect in a circuit under test, the apparatus comprising:
Dependencies are inferred from the claim text.