System, method, and computer program product for connecting power supplies in a mixed signal design
AssigneeCadence Design Systems, Inc.
InventorsNan Zhang, Chandrashekar Lakshminarayanan Chetput
Life of this patent
Estimating the term…
Loading patent…
AssigneeCadence Design Systems, Inc.
InventorsNan Zhang, Chandrashekar Lakshminarayanan Chetput
Estimating the term…
The present disclosure relates to a computer-implemented method for converting between a SystemVerilog user-defined net (“UDN”) and an IEEE supply net is provided. The method may include providing a value conversion table (“VCT”) definition associated with an electronic circuit design. The method may also include mapping, using at least one processor during a simulation, between a SystemVerilog UDN field and a IEEE supply net field. The method may further include converting at least one value between the SystemVerilog UDN field and the IEEE supply net field based upon, at least in part, the VCT definition.
A computer-implemented method for converting between a SystemVerilog user-defined net (“UDN”) and an supply net comprising:
A system for converting between a SystemVerilog user-defined net (“UDN”) and an supply net comprising:
A computer-implemented method for converting between a SystemVerilog user-defined net (“UDN”) and an supply net type comprising:
Dependencies are inferred from the claim text.