Caching error checking data for memory having inline storage configurations
AssigneeCadence Design Systems, Inc.
InventorsJohn M. MacLaren, Landon Laws, Carl Nels Olson, Thomas J. Shepherd
Life of this patent
Estimating the term…
Loading patent…
AssigneeCadence Design Systems, Inc.
InventorsJohn M. MacLaren, Landon Laws, Carl Nels Olson, Thomas J. Shepherd
Estimating the term…
Various embodiments provide for caching of error checking data for memory having inline storage configurations for primary data and error checking data for the primary data. In particular, various embodiments described herein provide for error checking data caching and cancellation of error checking data read commands for memory having inline storage configurations for primary data and associated error checking data. Additionally, various embodiments described herein provide for combining/canceling of error checking data write commands for memory having inline storage configurations for primary data and associated error checking data.
A method comprising:
A method comprising:
A memory controller comprising:
Dependencies are inferred from the claim text.