Back to results
US 10,680,619 B2Granted
Digital phase locked loop frequency estimation
AssigneeIntel IP Corporation
InventorsElan Banin, Roy Amel, Ran Shimon, Ashoke Ravi, Nati Dinur
Life of this patent
Estimating the term…
Abstract
A Digital Phase Locked Loop (DPLL), including a Time-to-Digital Converter (TDC) configured generate quantized phase values of a controlled oscillator signal; and a frequency estimation circuit configured to receive the quantized phase values, determine wraparound phase of the quantized phase values, and estimate a frequency based on the quantized phase values and the wraparound phase.
Claims21
A Digital Phase Locked Loop (DPLL), comprising:
- a Time-to-Digital Converter (TDC) configured to generate quantized phase values of a controlled oscillator signal;
- and
- a frequency estimation circuit configured to receive the quantized phase values, determine a wraparound phase of the quantized phase values, and estimate a frequency based on the quantized phase values and the wraparound phase.
A method of operating a Digital Phase Locked Loop (DPLL), comprising:
- generating, by a Time-to-Digital Converter (TDC), quantized phase values of a controlled oscillator signal;
- determining, by a frequency estimation circuit, a wraparound phase of the quantized phase values;
- and
- least-squares estimating, by the frequency estimation circuit, a frequency based on the quantized phase values and the wraparound phase.
1 more element
Dependencies are inferred from the claim text.