Circuit testing and manufacture using multiple timing libraries
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsRavi Babu Pittu, Chung-Hsing Wang, Sung-Yen Yeh, Li Chung Hsu
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsRavi Babu Pittu, Chung-Hsing Wang, Sung-Yen Yeh, Li Chung Hsu
Estimating the term…
A method includes generating a first timing library for a first set of circuit elements for a first set of input parameters. Generating the first timing library includes determining device characteristics for each of the circuit elements in the first set of circuit elements and storing the determined device characteristics in a database. A second timing library is generated for a second set of circuit elements for a second set of input parameters. The second timing library is generated by using one or more of the determined device characteristics previously stored in the database. A circuit is formed on a substrate. The circuit includes at least one of the first set of circuit elements or the second set of circuit elements.
A method, comprising:
A method, comprising:
A method, comprising:
Dependencies are inferred from the claim text.