System and method for adaptive optimization for performance in solid state drives based on segment access frequency
AssigneeDell Products L.P.
InventorsLip Vui Kan, Young Hwan Jang
Life of this patent
Estimating the term…
Loading patent…
AssigneeDell Products L.P.
InventorsLip Vui Kan, Young Hwan Jang
Estimating the term…
A method and information handling system, including a solid state drive (SSD) memory device having NAND flash memory and an SSD controller to execute instructions of an SSD adaptive profiling engine for random access memory (RAM) cache optimization, are disclosed. The SSD controller is configured to cache a partial flash translation layer (FTL) table in RAM including look-up addresses corresponding to LBA segments in the NAND flash memory having access counts reflecting SSD I/O operations. The SSD controller is further configured to detect an outlier LBA segment having look-up addresses in the cached, partial FTL table, wherein the outlier LBA segment has an I/O access counts at a threshold level below the mean of access counts of other LBA segments represented in the partial FTL table, and to evict the LBA segment look-up address of the outlier LBA segment from the cached portion of the FTL table. The partial FTL table may expanded to accommodate additional look-up addresses when no outlier LBA segments exist. A portion of the RAM not used for caching the partial FTL table may be used as a prefetch cache for I/O access operations.
An information handling system comprising:
A computerized method of random access memory (RAM) cache optimization for a solid state drive (SSD) including NAND memory comprising:
An information handling system comprising:
Dependencies are inferred from the claim text.