Systems, methods and devices for work placement on processor cores
AssigneeIntel Corporation
InventorsGuy Therien, Guy Sotomayor, Arijit Biswas, Michael D. Powell, Eric J. Dehaemer
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsGuy Therien, Guy Sotomayor, Arijit Biswas, Michael D. Powell, Eric J. Dehaemer
Estimating the term…
Work can be migrated between processor cores. For example, a thread causing a heavy load on a first core can be detected. A power control unit can determine to migrate the thread from the first less-efficient core to the second more-efficient core. The power control unit can request that the first core and the second core transition to a low-power state (e.g., a sleep state, a C6 power state, etc.). The first core can transfer its software context to a first core software context storage, halt and quiesce. The second core can halt and quiesce. The software context from the first core software context storage can be transferred to a second core software context storage of the second core. A processing core identifier of the first core can be assigned to the second core. The power control unit can then request the second core to transition to an active state (such as a C0 state).
A non-transitory computer-readable storage medium that stores instructions for execution by a processing resource to perform operations of a power control unit within a processor, the operations, when executed by the processing resource, to perform a method, the method comprising to:
A non-transitory computer-readable storage medium that stores instructions for execution by a processing resource to perform operations of a processor with multiple cores, the operations, when executed by the processing resource, to perform a method, the method comprising to:
Dependencies are inferred from the claim text.