Bias generation and distribution for a large array of sensors
AssigneeQUALCOMM Incorporated
InventorsSameer Wadhwa, Yi Wang, Lennart Mathe
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsSameer Wadhwa, Yi Wang, Lennart Mathe
Estimating the term…
In certain aspects, a bias generation circuit comprises a bias voltage generator. The bias voltage generator has a main NMOS transistor having a drain and a gate of the main NMOS transistor both coupled to a first terminal, a main resistor having a first main resistor terminal and a second main resistor terminal, wherein the first main resistor terminal couples to a source of the main NMOS transistor; and a main PMOS transistor having a source of the main PMOS transistor coupled to the second main resistor terminal and a drain and a gate of the main PMOS transistor both coupled to a second terminal, wherein the second terminal couples to a main ground. The bias generation circuit further comprises an array of sensors coupled to the first terminal and the second terminal.
A bias generation circuit, comprising:
A method, comprising:
Dependencies are inferred from the claim text.