Method and apparatus for using multiple linked memory lists
AssigneeCavium, Inc.
InventorsVamsi Panchagnula, Saurin Patel, Keqin Han, Tsahi Daniel
Life of this patent
Estimating the term…
Loading patent…
AssigneeCavium, Inc.
InventorsVamsi Panchagnula, Saurin Patel, Keqin Han, Tsahi Daniel
Estimating the term…
An apparatus and method for queuing data to a memory buffer. The method includes selecting a queue from a plurality of queues; receiving a token of data from the selected queue and requesting, by a queue module, addresses and pointers from a buffer manager for addresses allocated by the buffer manager for storing the token of data. Subsequently, a memory list is accessed by the buffer manager and addresses and pointers are generated to allocated addresses in the memory list which comprises a plurality of linked memory lists for additional address allocation. The method further includes writing into the accessed memory list the pointers for the allocated address where the pointers link together allocated addresses; and migrating to other memory lists for additional address allocations upon receipt of subsequent tokens of data from the queue; and generating additional pointers linking together the allocated addresses in the other memory lists.
A method of queuing data to a memory buffer, the method comprising:
An apparatus, comprising at least one processor and a memory buffer, for queuing data to the memory buffer, the at least one processor configured to:
A system comprising:
Dependencies are inferred from the claim text.