Peak-to-average power reduction using guard tone filtering
AssigneeTexas Instruments Incorporated
InventorsJaiganesh Balakrishnan, Sarma Sundareswara Gunturi, Pankaj Gupta, Indu Prathapan
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorsJaiganesh Balakrishnan, Sarma Sundareswara Gunturi, Pankaj Gupta, Indu Prathapan
Estimating the term…
The disclosure provides a circuit. The circuit includes an IFFT (inverse fast fourier transform) block. The IFFT block generates a modulated signal in response to a data signal. A clip logic block is coupled to the IFFT block, and generates a clipped signal in response to the modulated signal. A first subtractor is coupled to the clip logic block and the IFFT block, and subtracts the modulated signal from the clipped signal to generate an error signal. A cyclic filter is coupled to the first subtractor, and filters the error signal to generate a filtered error signal. A second subtractor is coupled to the cyclic filter and the IFFT block. The second subtractor subtracts the filtered error signal from the modulated signal to generate a processed signal.
A circuit comprising:
A method comprising:
A computing device comprising:
Dependencies are inferred from the claim text.