Back to results
US 10,373,660 B1Granted
Apparatuses and methods for duty cycle distortion correction of clocks
AssigneeMicron Technology, Inc.
InventorsHyun Yoo Lee, Kang-Yong Kim, John D. Porter
Life of this patent
Estimating the term…
Abstract
Apparatuses and methods for duty cycle distortion correction of clocks are disclosed. An example apparatus includes a clock circuit configured to receive complementary input clocks and a control signal and to provide multiphase clocks responsive to complementary input clocks. The clock circuit is further configured to be in a first mode or second mode controlled by the control signal and configured to provide the multiphase clocks having greater duty cycle distortion in a first mode than in a second mode.
Claims20
An apparatus, comprising:
- a gain circuit comprising a first variable resistance coupled from a first output node to a reference voltage node and a second variable resistance coupled from a second output node to the reference voltage node, each of the first and second variable resistances is configured to have a first resistance in a first mode and a second resistance in a second mode, wherein the gain circuit is configured to provide output complementary clocks at the first output node and the second output nodes, respectively, and to cause a first voltage difference between the output complementary clocks in the first mode to be lower than a second voltage difference between the output complementary clocks in the second mode.
An apparatus, comprising:
- a first gain circuit comprising a first variable resistance coupled from a first output node to a first reference voltage node and a second variable resistance coupled from a second output node to the first reference voltage node;
- and
- a second gain circuit coupled to the first gain circuit and configured provide first output complementary clocks, and to cause a first voltage difference between the first output complementary clocks in a first mode to be lower than a second voltage difference between the first output complementary clocks in a second mode.
Dependencies are inferred from the claim text.