Compute engine architecture to support data-parallel loops with reduction operations
AssigneeIntel Corporation
InventorsGanesh Venkatesh, Deborah Marr
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsGanesh Venkatesh, Deborah Marr
Estimating the term…
Techniques involving a compute engine architecture to support data-parallel loops with reduction operations are described. In some embodiments, a hardware processor includes a memory unit and a plurality of processing elements (PEs). Each of the PEs is directly coupled via one or more neighbor-to-neighbor links with one or more neighboring PEs so that each PE can receive a value from a neighboring PE, provide a value to a neighboring PE, or both receive a value from one neighboring PE and also provide a value to another neighboring PE. The hardware processor also includes a control engine coupled with the plurality of PEs that is to cause the plurality of PEs to collectively perform a task to generate one or more output values by each performing one or more iterations of a same subtask of the task.
A method in a first hardware processor (HP) comprising:
A hardware processor (HP) comprising:
A system comprising:
Dependencies are inferred from the claim text.