Methods and apparatus for read disturb detection based on logical domain
AssigneeWestern Digital Technologies, Inc.
InventorsParvaneh Alavi, Hung-min Chang, Haining Liu, Jerry Lo, Hung-Cheng Yeh
Life of this patent
Estimating the term…
Loading patent…
AssigneeWestern Digital Technologies, Inc.
InventorsParvaneh Alavi, Hung-min Chang, Haining Liu, Jerry Lo, Hung-Cheng Yeh
Estimating the term…
Aspects of the disclosure provide methods and apparatus that monitor and mitigate Read Disturb errors in non-volatile memory (NVM) devices such as NAND flash memories. The disclosed methods and apparatus determine which logical block addresses (LBAs) in the NVM device are frequently accessed by a host, rather than looking a physical address accesses. The potential Read Disturb errors may then be mitigated by triggering Read Disturb mitigation when the numbers of access of one or more of the frequently accessed LBAs exceeds a predefined number of accesses.
A method of monitoring a non-volatile memory (NVM) for potential Read Disturb errors, the method comprising:
A solid state drive (SSD) comprising:
An apparatus for mitigating Read Disturb errors in a non-volatile memory (NVM), the apparatus comprising:
Dependencies are inferred from the claim text.