Managing partial superblocks in a NAND device
AssigneeMicron Technology, Inc.
InventorsJianmin Huang, Kulachet Tanpairoj, Harish Singidi, Ting Luo
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsJianmin Huang, Kulachet Tanpairoj, Harish Singidi, Ting Luo
Estimating the term…
Devices and techniques for managing partial superblocks in a NAND device are described herein. A set of superblock candidates is calculated. Here, a superblock may have a set of blocks that share a same position in each plane in each die of a NAND array of the NAND device. A set of partial super block candidates is also calculated. A partial superblock candidate is a superblock candidate that has at least one plane that has a bad block. A partial superblock use classification may then be obtained. Superblocks may be established for the NAND device by using members of the set of superblock candidates after removing the set of partial superblock candidates from the set of superblock candidates. Partial superblocks may then be established for classes of data in the NAND device according to the partial superblock use classification.
A NAND device for managing partial superblocks, the NAND device comprising:
A method for managing partial superblocks in a NAND device, the method comprising:
At least one non-transitory machine readable medium including instructions for managing partial superblocks in a NAND device, the instructions, when executed by processing circuitry, cause the processing circuitry to perform operations comprising:
Dependencies are inferred from the claim text.