Field programmable gate array including coupled lookup tables
OwnerJonathan Rossinventor
Life of this patent
Estimating the term…
Abstract
A reconfigurable field programmable gate array (FPGA) includes: a first logic block having a first lookup table; and a second logic block having a second lookup table, wherein the first logic block is coupled to the second logic block, in which the first logic block is configured to pass, upon a clock cycle of the FPGA, data about a lookup table configuration stored in the first lookup table to the second logic block.
Claims15
A reconfigurable field programmable gate array (FPGA) comprising:
- a first logic block comprising a first lookup table;
- and
- a second logic block comprising a second lookup table, wherein the first logic block is coupled to the second logic block,
- wherein the first logic block is configured to pass, upon a clock cycle of the FPGA, data about a lookup table configuration stored in the first lookup table to the second lookup table of the second logic block,
- wherein the first lookup table of the first logic block is coupled to the second lookup table of the second logic block, and
- wherein the first lookup table comprises a plurality of first memory cells, the second lookup table comprises a plurality of second memory cells, each first memory cell of the first lookup table corresponds to a respective second memory cell of the second lookup table and is coupled to the corresponding second memory cell of the second lookup table.
A reconfigurable field programmable gate array (FPGA) comprising:
- N total logic blocks arranged in an array, N being an integer greater than 1, and each logic block of the N total logic blocks comprising a respective different lookup table,
- wherein, for N−1 logic blocks of the N total logic blocks, each logic block of the N−1 logic blocks is configured to pass, upon a clock cycle of the FPGA, data about a lookup table configuration to an adjacent logic block within the array, and
- wherein, for each lookup table of each logic block of the N total logic blocks, the lookup table comprises a plurality of memory cells.
A method of updating a lookup table configuration across logic blocks of a reconfigurable field programmable gate array (FPGA), the method comprising:
- receiving, at a first logic block of the FPGA, a clock pulse;
- upon receiving the clock pulse, receiving, from a second logic block of the FPGA, a first lookup table configuration;
- upon receiving the clock pulse, transmitting, to a third logic block of the FPGA, a second lookup table configuration;
- and
- storing the first lookup table configuration in the first logic block,
- wherein the second lookup table configuration is transmitted to the third logic block before the first lookup table configuration is stored in the first logic block.
Dependencies are inferred from the claim text.