Non-planar electrostatic discharge (ESD) protection devices with nano heat sinks
AssigneeIndian Institute of Science
InventorsMayank Shrivastava, Milova Paul, Christian Russ, Harald Gossner
Life of this patent
Estimating the term…
Loading patent…
AssigneeIndian Institute of Science
InventorsMayank Shrivastava, Milova Paul, Christian Russ, Harald Gossner
Estimating the term…
The present disclosure relates to a thermal management solution for ESD protection devices in advanced Fin- and/or Nanowire-based technology nodes, by employing localized nano heat sinks, which enable heat transport from local hot spots to surface of chip, which allows significant reduction in peak temperature for a given ESD current. In an aspect, the proposed semiconductor device can include at least one fin having a source and a drain disposed over a p-well or a n-well in a substrate; an electrically floating dummy metal gate disposed close to drain or hot spot over at least a portion of the at least one fin, and an electrical metal gate is disposed close to the source; and a nano-heat sink operatively coupled with the dummy metal gate and terminating at the surface of chip in which the semiconductor device is configured so as to enable transfer of heat received from the at least one fin through the dummy metal gate to the surface of the chip.
A semiconductor device comprising:
Dependencies are inferred from the claim text.