Back to results
US 10,311,924 B2Granted
Receiver circuit, and semiconductor device and system including the same
AssigneeSK hynix Inc.
InventorHae Kang Jung
Life of this patent
Estimating the term…
Abstract
A receiver circuit may be provided. The receiver circuit may include a delay circuit and a synchronization circuit. The delay circuit may variably delay a data strobe signal based on a delay select signal. The synchronization circuit may generate internal data from data in synchronization with the variably delayed data strobe signal.
Claims16
A receiver circuit comprising:
- a first delay circuit configured to delay data, and output delayed data;
- a second delay circuit configured to variably delay a data strobe signal based on a delay select signal which is generated based on a rate of data determined from at least one of a column access strobe (CAS) write latency, a write latency and a read latency, and output a delayed data strobe signal;
- and
- a synchronization circuit configured to output the delayed data as internal data in synchronization with the delayed data strobe signal.
1 more element
A receiver circuit comprising:
- a delay circuit configured to variably delay a data strobe signal based on a delay select signal which is generated based on a rate of data determined from at least one of a column access strobe (CAS) write latency, a write latency and a read latency, and generate a delayed data strobe signal;
- and
- a synchronization circuit configured to output delayed data as internal data in synchronization with the delayed data strobe signal.
A receiver circuit comprising:
- a data strobe buffer coupled with a strobe channel, and configured to change a receiving time of a data strobe signal based on a delay select signal;
- a delay circuit configured to variably delay the data strobe signal based on the delay select signal which is generated based on a rate of data determined from at least one of a column access strobe (CAS) write latency, a write latency and a read latency, and generating a delayed data strobe signal;
- and
- a synchronization circuit configured to output delayed data as internal data in synchronization with the delayed data strobe signal.
1 more element
Dependencies are inferred from the claim text.