Back to results
US 10,122,335 B2Granted
Low voltage high speed CMOS line driver without tail current source
AssigneeInphi Corporation
InventorsRajasekhar Nagulapalli, Simon Forey, Parmanand Mishra
Life of this patent
Estimating the term…
Abstract
The present invention is directed to electrical circuits and techniques thereof. More specifically, an embodiment of the present invention provides a line driver with transistors directly coupled to the ground, and a bias voltage is coupled common mode resistors of the line driver. There are other embodiments as well.
Claims20
A data communication system comprising:
- a voltage supply, the voltage supply being characterized by a first voltage level;
- a common voltage source comprising a voltage divider, the voltage divider comprises a pair of resistors characterized by predetermined resistance values, the common voltage source being coupled to a bias voltage;
- a first load resistor and a second load resistor, the first load resistor and the second load resistor being characterized by a first resistance value;
- a first common resistor and a second common resistor, the first common resistor being characterized by a second resistance value, the second resistance value being higher than the first resistance value, the first common resistor being configured in series with the second common resistor, the common voltage source being coupled between the first common resistor and the second common resistor;
- a first voltage input and a second voltage input;
- a first switch comprising a first gate and a first drain and a first source, the first gate being coupled to the first voltage input, the first drain being coupled to the first load resistor and the first common resistor, the first source being coupled to a ground terminal;
- and
- a second switch comprising a second gate and a second drain and a second source, the second gate being coupled to the second voltage input, the second drain being coupled to the second load resistor and the second common resistor, the second source being coupled to the ground terminal.
5 more elements
A line driver apparatus comprising:
- a bias voltage;
- an amplifier comprising a first input terminal and a second input terminal and an output terminal, the first input terminal being coupled to the bias voltage;
- a pre-driver module, the pre-driver module being coupled to the output terminal, the pre-driver module being configured to provide a first voltage input and a second voltage input, the pre-driver comprises a pair of PMOS transistors coupled to a pair of input signals;
- a common voltage source;
- a first load resistor and a second load resistor, the first load resistor and the second load resistor being characterized by a first resistance value;
- a first common resistor and a second common resistor, the first common resistor and the second common resistor being characterized by a second resistance value, the second resistance value being higher than the first resistance value, the first common resistor being configured in series with the second common resistor, the common voltage source being coupled between the first common resistor and common resistor the second input terminal of the amplifier;
- a first switch comprising a first gate and a first drain and a first source, the first gate being coupled to the first voltage input, the first drain being coupled to the first load resistor and the first common resistor, the first source being coupled to a ground terminal;
- and
- a second switch comprising a second gate and a second drain and a second source, the second gate being coupled to the second voltage input, the second drain being coupled to the second load resistor and the second common resistor, the second source being coupled to the ground terminal.
6 more elements
A line driver apparatus, comprising:
- a common voltage source comprising a first resistor and a second resistor configured in series, the first resistor and the second resistor being characterized by a predetermined resistance ratio, a common voltage terminal being coupled between the first resistor and the second resistor;
- a first load resistor and a second load resistor, the first load resistor and the second load resistor being characterized by a first resistance value;
- a first common resistor and a second common resistor, the first common resistor being characterized by a second resistance value, the second resistance value being higher than the first resistance value, the first common resistor being configured in series with the second common resistor, the common voltage terminal being coupled between the first common resistor and the second common resistor;
- a first switch comprising a first gate and a first drain and a first source, the first gate being coupled to a first voltage input, the first voltage input being associated with the common voltage, the first drain being coupled to the first load resistor and the first common resistor, the first source being directly coupled to a ground terminal;
- and
- a second switch comprising a second gate and a second drain and a second source, the second gate being coupled to a second voltage input, the second voltage input being associated with the common voltage, the second drain being coupled to the second load resistor and the second common resistor, the second source being directly coupled to the ground terminal.
3 more elements
Dependencies are inferred from the claim text.