Shift register using oxide transistor and display device using the same
AssigneeLG Display Co., Ltd.
InventorYong-Ho Jang
Life of this patent
Estimating the term…
Abstract
Disclosed is a shift register which is an embedded shift register using an oxide transistor is capable of improving output performance, operation range and output stability, and a display device using the same. In the shift register, each stage includes at least two light shielding layers individually overlapped with the transistors of the stage by dividing the transistors into at least two regions, and a connection transistor selectively applying a voltage to a first shielding layer overlapped with the pull-up transistor of the two light shielding layers to allow the first light shielding layer to float.
Claims18
A shift register comprising a plurality of stages, wherein each stage comprises:
- an output part comprising a pull-up transistor responding to a logic state of a first node to output a corresponding clock of a plurality of clocks as a scan signal, and a pull-down transistor responding to a logic state of a second node to output a low voltage as the scan signal;
- a node control part comprising a plurality of transistors for controlling the logic state of the first node and the logic state of the second node;
- at least two light shielding layers individually overlapped with the transistors of the stage by dividing the transistors into at least two regions;
- and
- a connection transistor selectively applying a voltage to a first shielding layer overlapped with the pull-up transistor of the two light shielding layers to allow the first light shielding layer to float.
A display device comprising:
- a gate driver embedded in a non-display area of a display panel and including a shift register comprising a plurality of stages individually driving gate lines of the display panel,
- wherein each stage comprises:
- an output part comprising a pull-up transistor responding to a logic state of a first node to output a corresponding clock of a plurality of clocks as a scan signal, and a pull-down transistor responding to a logic state of a second node to output a low voltage as the scan signal;
- a node control part comprising a plurality of transistors for controlling the logic state of the first node and the logic state of the second node;
- at least two light shielding layers individually overlapped with the transistors of the stage by dividing the transistors into at least two regions;
- and
- a connection transistor selectively applying a voltage to a first shielding layer overlapped with the pull-up transistor of the two light shielding layers to allow the first light shielding layer to float,
- wherein the shift register includes an oxide transistor.
Dependencies are inferred from the claim text.