Extended application of error checking and correction code in memory
AssigneeIntel Corporation
InventorPete D. Vogt
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorPete D. Vogt
Estimating the term…
ECC (error checking and correction) can be extended to allow an ECC code to correct memory subarray errors. A memory device includes multiple input/output (I/O) connectors to interface with an external device such as a controller. The memory device includes multiple arrays or subarrays that are specifically mapped to I/O connectors instead of arbitrarily routed. As such, the data paths of the memory subarrays can be exclusively routed to a specific I/O connector. The I/O connector can be uniquely associated with a single memory subarray, or multiple memory subarrays can be mapped to a specific I/O connector. The mapping is in accordance with an error checking and correcting (ECC) code matrix, where a code of the ECC code matrix corresponding to the specific I/O connector is to check and correct data corruption errors and I/O errors for the associated one or multiple memory subarrays.
A memory device, comprising:
A system on a chip, comprising:
A method for input/output (I/O) with a memory device, comprising:
Dependencies are inferred from the claim text.