Back to results
US RE48,304 E1Granted
Source and drain dislocation fabrication in FinFETs
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsZhiqiang Wu, Wen-Hsing Hsieh, Hua Feng Chen, Ting-Yun Wu, Carlos H. Diaz, Ya-Yun Cheng, Tzer-Min Shen
Life of this patent
Estimating the term…
Abstract
A device includes a semiconductor fin over a substrate, a gate dielectric on sidewalls of the semiconductor fin, and a gate electrode over the gate dielectric. A source/drain region is on a side of the gate electrode. A dislocation plane is in the source/drain region.
Claims40
A device comprising:
- a first semiconductor fin over a substrate;
- a first gate dielectric on sidewalls of the first semiconductor fin;
- a first gate electrode over the first gate dielectric;
- a first source/drain region on a side of the first gate electrode;, the first source/drain region comprising:
- a semiconductor capping layer directly contacting the first semiconductor fin, the semiconductor capping layer comprising a first material, wherein the first material is different from a material of the substrate;
- a first semiconductor region over the semiconductor capping layer, wherein the first semiconductor region comprises a second material different from the first material;
- and
- a second semiconductor region over a top and side of the first semiconductor region, the second semiconductor region comprising a third material different from the first material, wherein the second semiconductor region has a higher concentration of dopants than the semiconductor capping layer and the first semiconductor region;
- a first dislocation plane in the first source/drain region;
- and
- a Shallow Trench Isolation (STI) region comprising a first portion overlapped by a portion of the first gate electrode, wherein the first dislocation plane comprises a first portion higher than a top surface of the STI region, and a second portion lower than the top surface of the STI region.
8 more elements
A device comprising:
- a semiconductor fin over a substrate;
- a gate dielectric on sidewalls of the semiconductor fin;
- a gate electrode over the gate dielectric;
- a Shallow Trench Isolation (STI) region comprising a portion overlapped by a portion of the gate electrode and adjoining the semiconductor fin;
- a source region and a drain region on opposite sides of the gate electrode, wherein the STI region is located substantially between the source region and the drain region, wherein the semiconductor fin extends into the source region and the drain region, the source region and the drain region each comprising:
- a first portion of the semiconductor fin;
- and
- a semiconductor capping layer on a top surface and sidewalls of the first portion of the semiconductor fin;
- a first dislocation plane extending into the source region;
- and
- a second dislocation plane extending into the drain region, wherein at least a first portion of each of the first dislocation plane and the second dislocation plane is over a top surface of the STI region, wherein a second portion of each of the first dislocation plane and the second dislocation plane overlap the STI region.
8 more elements
A device comprising:
- a first semiconductor fin over a substrate;
- a first gate dielectric on sidewalls of the first semiconductor fin;
- a first gate electrode over the first gate dielectric;
- a Shallow Trench Isolation (STI) region at least partially overlapped by the first gate electrode;
- a first source/drain region on a side of the first gate electrode;, wherein the first semiconductor fin extends into the first source/drain region, the first source/drain region comprising:
- a first portion of the first semiconductor fin, wherein the first portion of the first semiconductor fin extends above a top surface of the STI region;
- and
- a semiconductor capping layer on a top surface and sidewalls of the first portion of the first semiconductor fin, wherein the semiconductor capping layer is made of a material different from a material of the substrate;
- and
- a first dislocation plane in the first source/drain region;
- and
- a Shallow Trench Isolation (STI) region comprising a portion overlapped by a portion of the first gate electrode, wherein an entirety of the first dislocation plane is higher than a top surface of the STI region, wherein an entirety of the first dislocation plane is higher than a top surface of the STI region, wherein a portion of the first dislocation plane overlaps the STI region.
9 more elements
A device comprising:
- a first semiconductor fin over a substrate;
- a first gate dielectric on sidewalls of the first semiconductor fin;
- a first gate electrode over the first gate dielectric;
- a first source/drain region on a side of the first gate electrode, the first source/drain region comprising:
- a semiconductor capping layer directly contacting the first semiconductor fin, the semiconductor capping layer comprising a first material, wherein the first material is different from a material of the substrate;
- a first semiconductor region over the semiconductor capping layer, the first semiconductor region comprising a second material different from the first material;
- and
- a second semiconductor region over a top and side of the first semiconductor region, the second semiconductor region comprising a third material different from the first material, wherein the second semiconductor region has a higher concentration of dopants than the first semiconductor region and the semiconductor capping layer;
- a first dislocation plane in the first source/drain region;
- and
- a Shallow Trench Isolation (STI) region adjacent the first semiconductor fin, wherein the first dislocation plane comprises a first portion higher than a top surface of the STI region, and a second portion lower than the top surface of the STI region.
8 more elements
A device comprising:
- a substrate having a fin structure, the fin structure having a base portion and a plurality of upper portions extending from the base portion;
- a Shallow Trench Isolation (STI) region extending along sidewalls of the base portion and over the base portion between adjacent ones of the plurality of upper portions;
- a gate structure extending over the plurality of upper portions;
- and
- a first source/drain region and a second source/drain region on opposing sides of the gate structure, the first source/drain region having a first dislocation plane, the first dislocation plane extending above an upper surface of the STI region, the first source/drain region comprising:
- a first semiconductor layer made of a first material, wherein the first material is different from a material of the substrate, wherein the first semiconductor layer is in direct contact with one of the plurality of upper portions;
- a second semiconductor layer over the first semiconductor layer, the second semiconductor layer comprising a second material different from the first material;
- and
- a third semiconductor layer over a top and side of the second semiconductor layer, the third semiconductor layer comprising a third material different from the first material, wherein the third semiconductor layer has a higher concentration of dopants than the second semiconductor layer and the first semiconductor layer.
6 more elements
A device comprising:
- a substrate having a fin structure, the fin structure having a mesa and a plurality of fins extending from the mesa;
- a Shallow Trench Isolation (STI) region extending along sidewalls of the mesa and over the mesa between adjacent ones of the plurality of fins;
- a gate structure extending over the plurality of fins;
- and
- a first source/drain region and a second source/drain region on opposing sides of the gate structure, the first source/drain region having a first dislocation plane, the first dislocation plane extending into an underlying semiconductor material of the substrate, the first source/drain region comprising:
- a first semiconductor layer made of a first material, wherein the first material is different from a material of the substrate, wherein the first semiconductor layer is in direct contact with one of the plurality of fins;
- a first epitaxy region over the first semiconductor layer, the first epitaxy region comprising a second material different from the first material;
- and
- a second epitaxy region, wherein the second epitaxy region is over a top and side of the first epitaxy region, wherein the second epitaxy region comprises a third material different from the first material, wherein the second epitaxy region has a higher concentration of dopants than the first semiconductor layer and the first epitaxy region.
6 more elements
Dependencies are inferred from the claim text.