GOA circuit

A GOA circuit, comprising:

• GOA units of a plurality of stages which are cascade coupled, and the GOA unit of each stage comprises:
• a forward-backward scan control module, an output module, an output pull-down module, a node control module, a second node signal input module, a second node signal control module, a voltage stabilizing module and a second capacitor;
• n is set to be a positive integer, and except the GOA unit of the first stage, the GOA unit of the second stage, the GOA unit of the next to last stage and the GOA unit of the last stage, in the GOA unit of the nth stage:
• the forward-backward scan control module comprises:
• a ninth thin film transistor, and a gate of the ninth thin film transistor is electrically coupled to an output end of the two former stage n−2th GOA unit, and a source receives a forward scan direct current control signal, and a drain is electrically coupled to a third node;
• and a tenth thin film transistor, and a gate of the tenth thin film transistor is electrically coupled to an output end of the two latter stage n+2th GOA unit, and a source receives a backward scan direct current control signal, and a drain is electrically coupled to a third node;
• the output module comprises:
• a seventh thin film transistor, and a gate of the seventh thin film transistor is electrically coupled to the first node, and a source receives a Mth clock signal, and a drain is electrically coupled to an output end;
• and a first capacitor, and one end of the first capacitor is electrically coupled to the first node, and the other end is electrically coupled to the output end;
• the output pull-down module comprises:
• an eighth thin film transistor, and a gate of the eighth thin film transistor is electrically coupled to a second node, and a source receive a second constant voltage level, and a drain is electrically coupled to an output end;
• the node control module comprises:
• a fourth thin film transistor, and a gate of the fourth thin film transistor receives the Mth clock signal, and a source is electrically coupled to the third node, and a drain is electrically coupled to a drain of a fifth thin film transistor;
• the fifth thin film transistor, and a gate of the fifth thin film transistor is electrically coupled to the second node, and a source receives the second constant voltage level;
• and a second thin film transistor, and a gate of the second thin film transistor is electrically coupled to the third node, and a source is electrically coupled to the second node, and a drain is electrically coupled to a fourth node;
• the second node signal input module comprises:
• a third thin film transistor, and a gate of the third thin film transistor is electrically coupled to the fourth node, and a source is electrically coupled to a first constant voltage level, and a drain is electrically coupled to the second node;
• the second node signal control module comprises:
• a first thin film transistor, and a gate of the first thin film transistor receives the forward scan direct current control signal, and a source receives a M−2th clock signal, and a drain is electrically coupled to the fourth node;
• and an eleventh thin film transistor, and a gate of the eleventh thin film transistor receives the backward scan direct current control signal, and a source receives a M+2th clock signal, and a drain is electrically coupled to the fourth node;
• the voltage stabilizing module comprises:
• a sixth thin film transistor, and a gate of the sixth thin film transistor receives the first constant voltage level, and a source is electrically coupled to the third node, and a drain is electrically coupled to the first node;
• one end of the second capacitor is electrically coupled to the second node, and the other end is electrically coupled to the second constant voltage level;
• the voltages of the forward scan direct current control signal and the backward scan direct current control signal are one high and one low, and the voltages of the first constant voltage level and the second constant voltage level are one high and one low;
• wherein in the first stage GOA unit and the second stage GOA unit, the gate of the ninth thin film transistor receives a start signal of the circuit;
• wherein in the next to last stage GOA unit and the last stage GOA unit, the gate of the tenth thin film transistor receives a start signal of the circuit;
• wherein as applying to a display of dual side drive interlaced scan structure, two GOA circuit are respectively at left, right two sides of display active display area, the GOA circuit of one side only comprises the odd stage GOA units, and the GOA circuit of the other side only comprises even stage GOA units;
• wherein the respective GOA units in the GOA circuit at the one side receive four clock signals:
• a first clock signal, a third clock signal, a fifth clock signal and a seventh clock signal;
• the respective GOA units in the GOA circuit at the other side receive four clock signals:
• a second clock signal, a fourth clock signal, a sixth clock signal and an eighth clock signal.