Back to results
US 9,952,579 B2Granted
Control device
AssigneeMitsubishi Electric Corporation
InventorHisao Yoshiike
Life of this patent
Estimating the term…
Abstract
A control system CPU card includes a control CPU chip having a first core and a second core, and a main memory for storing information. A standby system CPU card includes a standby CPU chip having a first core and a second core, and a main memory for storing information. An I/F performs communication to allow the CPU cards to share the information. In the control system CPU card, when the first core is normal, the first core performs control calculation and outputs a calculation result. When the first core is abnormal, the second core is switched to a control core, to perform control calculation and continue output of a calculation result. When the cores are both abnormal, system switching is performed from the control system CPU card to the standby system CPU card.
Claims8
A control device comprising:
- a control system CPU card including a control CPU chip having a control core and two or more standby cores, and a main memory for storing information;
- a standby system CPU card including a standby CPU chip having a control core and two or more standby cores, and a main memory for storing information;
- and
- an interface for performing communication to allow the control system CPU card and the standby system CPU card to share information,
- wherein in the control system CPU card,
- when the control core is normal, the control core performs control calculation and outputs a calculation result,
- when the control core is abnormal, one of the two or more standby cores is switched to a core for control, to perform the control calculation and continue output of the calculation result, and
- when the control core and the two or more standby cores are all abnormal, system switching is performed from the control system CPU card to the standby system CPU card, and
- wherein in the control system CPU card,
- the control core and the two or more standby cores perform the same control calculation,
- the calculation results of the control core and the two or more standby cores are compared by majority vote,
- if majority vote indicates the calculation result of the control core, the control core performs the control calculation, and
- if the majority vote does not indicate the calculation result of the control core, the standby core that has the calculation result indicated by the majority vote is switched to a core for control, to perform the control calculation.
10 more elements
A control device comprising:
- a control system CPU card including a control CPU chip having a control core and one or more standby cores, and a main memory for storing information;
- a standby system CPU card including a standby CPU chip having a control core and one or more standby cores, and a main memory for storing information;
- and
- an interface for performing communication to allow the control system CPU card and the standby system CPU card to share information, wherein
- in the control system CPU card,
- when the control core is normal, the control core performs control calculation and outputs a calculation result,
- when the control core is abnormal, one of the one or more standby cores is switched to a core for control, to perform the control calculation and continue output of the calculation result, and
- when the control core and the one or more standby cores are all abnormal, system switching is performed from the control system CPU card to the standby system CPU card, wherein
- each main memory has calculation data areas for separately storing calculation results of the control core and the one or more standby cores of the control system CPU card, and
- the control core and the one or more standby cores of the control system CPU card perform the same control calculation and store the respective calculation results into the respective calculation data areas, and
- when a fault has occurred in the calculation data area for the control core, the calculation result stored in the calculation data area for a standby core is stored into the calculation data area for the control core, whereby the control core continues the control calculation.
8 more elements
A control device comprising:
- a control system CPU card including a control CPU chip having a control core and a standby core, and a main memory for storing information;
- a standby system CPU card including a standby CPU chip having a control core and a standby core, and a main memory for storing information;
- and
- an interface for performing communication to allow the control system CPU card and the standby system CPU card to share information, wherein
- in the control system CPU card,
- when the control core is normal, the control core performs control calculation and outputs a calculation result,
- when the control core is abnormal, the standby core is switched to a core for control, to perform the control calculation and continue output of the calculation result, and
- when the control core and the standby core are both abnormal, system switching is performed from the control system CPU card to the standby system CPU card, and wherein
- each main memory has calculation data areas for separately storing calculation results of the control core and the standby core of the control system CPU card,
- the control core and the standby core of the control system CPU card have cache memories for storing the respective calculation results,
- each cache memory is set to a write-back mode,
- the control core and the standby core of the control system CPU card perform the same control calculation and store the respective calculation results into the respective cache memories, and
- when a fault has occurred in the cache memory of the control core of the control system CPU card,
- the calculation result in the cache memory of the standby core of the control system CPU card is stored into the calculation data area for the standby core,
- the stored calculation result in the calculation data area for the standby core of the control system CPU card is stored into the calculation data area for the control core of the control system CPU card, and
- the stored calculation result in the calculation data area for the control core of the control system CPU card is stored into the cache memory of the control core of the control system CPU card, whereby the control core of the control system CPU card continues the control calculation.
13 more elements
Dependencies are inferred from the claim text.