# US 9,949,328 B1 · Constant voltage output AC phase dimmable LED driver

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 9,949,328 B1
- Document ID: US9949328B1
- Status: Granted
- Kind: B1
- Application number: 15/410,186
- Filed: 2017-01-19
- Granted: 2018-04-17
- Earliest claimed: 2017-01-19
- Assignees: Gre Alpha Electronics Ltd.
- Applicants: GRE Alpha Electronics Limited
- Inventors: Richard Fong
- Web page: https://patentgrep.com/patent/US9949328B1

## CPC

- H05B 45/3725: Switched mode power supply [SMPS]
- H05B 45/10: Controlling the intensity of the light
- H05B 45/355: Power factor correction [PFC]; Reactive power compensation
- Y02B 20/30: Semiconductor lamps, e.g. solid state lamps [SSL] light emitting diodes [LED] or organic LED [OLED]
- H05B: ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- Y02B: CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS

## Abstract

A method and circuit for dimmable light emitting diode (LED) applications are provided. The circuit includes digital processing circuitry and a DC output chopper. The digital processing circuitry produces a pulse width modulated (PWM) signal in response to one or more of voltage, frequency, dimmer type and phase angle requirements determined from a voltage and a phase position of a received input signal. The DC output chopper is coupled to the digital processing circuitry and operates in response to the PWM signal to generate a chopped DC output duty cycle voltage signal from a DC output signal derived from the input signal to provide linear dimming for a LED load.

## Claims

### Claim 1

A circuit for dimmable light emitting diode (LED) lighting systems with a phase dimmer, the phase dimmer altering a waveform of a received AC input signal for generating a phase cut AC input signal with either a positive transition or a negative transition of a first threshold voltage and a second threshold voltage, the circuit comprising:
a hold circuit and a phase detector, wherein the hold circuit further comprises a first comparator for detecting a first time point when the phase cut AC input signal crossing the first threshold voltage, and a second comparator for detecting a second time point when the phase cut AC input signal crossing the second threshold voltage;
a micro-controller for producing a pulse width modulated (PWM) signal in response to one or more of voltage, frequency, dimmer type and phase angle requirements determined from one or more signals selected from the group consisting of a first time interval of the positive transition, a second time interval of the positive transition, a first time interval of the negative transition, a second time interval of the negative transition, a period of the phase cut AC input signal, wherein:
the first time interval of the negative transition is a time interval for a transition from 0V to a first voltage level of the phase cut AC input signal;
the first time interval of the positive transition is a time interval for a transition from the first time point to the second time point;
the second time interval of the negative transition is a time interval for a transition from the second time point to the first time point; and
the second time interval of the positive transition is a time interval for a transition from a second voltage level of the phase cut AC input signal to 0V; and
a DC output chopper coupled to the micro-controller and operating in response to the PWM signal to generate a chopped DC output duty cycle voltage signal from a DC output signal derived from the phase cut AC input signal to provide linear dimming for a LED load.

### Claim 2 (depends on 1)

The circuit in accordance with claim 1 wherein the period of the phase cut AC input signal is a third time interval between two consecutive second time points detected by the second comparator.

### Claim 3 (depends on 1)

The circuit in accordance with claim 1 wherein the first threshold voltage is thirteen volts and the second threshold voltage is sixty volts.

### Claim 4 (depends on 1)

The circuit in accordance with claim 1 further comprises analog-to-digital conversion circuitry coupled between the phase cut AC input signal and the DC output signal provided to the DC output chopper.

### Claim 5 (depends on 4)

The circuit in accordance with claim 4 wherein the analog-to-digital conversion circuitry comprises a power factor correction (PFC) boost stage for active power factor correction to maintain a constant DC bus voltage at its output while drawing a current that is always in phase with and at the same frequency as the phase cut AC input signal.

### Claim 6 (depends on 5)

The circuit in accordance with claim 5 wherein the analog-to-digital conversion circuitry further comprises a DC-DC half bridge LLC resonant converter including a step down transformer.

### Claim 7 (depends on 6)

The circuit in accordance with claim 6 wherein the DC-DC half bridge LLC resonant converter further includes synchronous rectification circuitry.

### Claim 8 (depends on 1)

The circuit in accordance with claim 1 further comprising a first opto-isolators coupled between the first comparator and the micro-controller and a second opto-isolator coupled between the second comparator and the micro-controller to prevent high voltages from affecting operation of the micro-controller.

### Claim 9 (depends on 1)

The circuit in accordance with claim 1 wherein the DC output chopper is a transistor and wherein the PWM signal is coupled to a gate of the transistor.

### Claim 10 (depends on 9)

The circuit in accordance with claim 9 further comprising a gate driver coupled between the micro-controller and the transistor for adapting the PWM signal for driving the gate of the transistor.

### Claim 11 (depends on 1)

The circuit in accordance with claim 1 further comprising a light engine with current regulation coupled between the DC output chopper and the LED load for providing the linear dimming for the LED load.

### Claim 12 (depends on 1)

The circuit in accordance with claim 1 wherein the circuit further comprises a digitally addressable lighting interface (DALI) control input coupled between the received AC input signal and the micro-controller.

### Claim 13

A method for providing linear dimming for light emitting diode (LED) lighting systems with a with a phase dimmer, the phase dimmer altering a waveform of a received AC input signal for generating a phase cut AC input signal with either a positive transition or a negative transition of a first threshold voltage and a second threshold voltage, the method comprising:
detecting, by a hold circuit and a phase detector, a first time point when the phase cut AC input signal crossing the first threshold voltage and a second time point when the phase cut AC input signal crossing the second threshold voltage;
measuring, by the micro-controller, a first time interval of the negative transition or a first time interval of the positive transition, wherein the first time interval of the negative transition is a time interval for a transition from 0V to a first voltage level of the phase cut AC input signal and the first time interval of the positive transition is a time interval for a transition from the first time point to the second time point;
measuring, by the micro-controller, a second time interval of the negative transition or a second time interval of the positive transition, wherein the second time interval of the negative transition is a time interval for a transition from the second time point to the first time point and the second time interval of the positive transition is a time interval for a transition from a second voltage level of the phase cut AC input signal to 0V;
determining, by the micro-controller, a positive phase angle or a negative phase angle, wherein the positive phase angle is determined in accordance with the first time interval of the positive transition and the second time interval of the positive transition, and the negative phase angle is determined in accordance with the first time interval of the negative transition and the second time interval of the negative transition;
producing, by the micro-controller, a pulse width modulated (PWM) signal in response to one or more of voltage, frequency, dimmer type and phase angle requirements determined from one or more signals selected from the group consisting of the first time interval of the positive transition, the second time interval of the positive transition, the first time interval of the negative transition, the second time interval of the negative transition, a period of the phase cut AC input signal; and
generating, by a DC output chopper, a chopped DC output duty cycle voltage signal from a DC output signal derived from the phase cut AC input signal in response to the PWM signal to provide linear dimming for a LED load.
