Clock recovery method and clock recovery arrangement for coherent polarization multiplex receivers
AssigneeXieon Networks S.a.r.l.
InventorsAlessandro Bianciotto, Bernhard Spinnler, Antonio Napoli, Christina Hebebrand
Life of this patent
Estimating the term…
Abstract
Component signal values are derived from component signals and fed to at least one fixed equalizer which generates equalizer output signals. The signals are fed to phase error detectors generating phase error signals. The phase error signals are combined with further phase error signals derived by further error detectors receiving signal values from further equalizers and/or the component signal values directly from sample units.
Claims6
Clock recovery method for coherent polarization multiplex receivers, comprising the steps of
- coherent demodulating a received polarization multiplex signal and deriving orthogonal signal components,
- sampling and converting the orthogonal signal components into digital component values,
- feeding said digital component values to a same equalizer, said equalizer being configured to effectively reverse the effect of polarization mixing of the received orthogonal signals for one specific polarization mixing angle,
- deriving a phase error value from output values of said equalizer and another phase error value from the digital component values,
- calculating resulting phase error values from at least two of the derived phase error values,
- deriving an oscillator control signal from said resulting phase error values, and
- controlling at least one controllable oscillator to generate a sample signal for sampling said orthogonal signal components or re-sample the digital component values.
Clock recovery arrangement for a coherent polarization multiplex receiver with at least one phase locked loop deriving a sample signal, including a phase error detector unit receiving sampled component values, a loop filter, and a controllable oscillator, comprising
- a fixed equalizer receiving sampled component values and outputting equalizer output values, said equalizer being configured to effectively reverse the effect of polarization mixing of the received orthogonal signals for one specific polarization mixing angle,
- at least one phase error detector receiving equalizer output values and generating at least one phase error value,
- at least one phase error detector receiving sampled component values and generating at least one phase error value, and
- means for combining said phase error values to derive resultant phase error values for controlling at least one controllable oscillator of the at least one phase locked loop.
Dependencies are inferred from the claim text.